谢向阳, 陈铭易, 王国兴. 一种无线便携心电监测系统的双斜坡ADC的设计[J]. 微电子学与计算机, 2020, 37(4): 1-6.
引用本文: 谢向阳, 陈铭易, 王国兴. 一种无线便携心电监测系统的双斜坡ADC的设计[J]. 微电子学与计算机, 2020, 37(4): 1-6.
XIE Xiang-yang, CHEN Ming-yi, WANG Guo-xing. Design of a dual Slope ADC for wireless monitoring of electrocardiography[J]. Microelectronics & Computer, 2020, 37(4): 1-6.
Citation: XIE Xiang-yang, CHEN Ming-yi, WANG Guo-xing. Design of a dual Slope ADC for wireless monitoring of electrocardiography[J]. Microelectronics & Computer, 2020, 37(4): 1-6.

一种无线便携心电监测系统的双斜坡ADC的设计

Design of a dual Slope ADC for wireless monitoring of electrocardiography

  • 摘要: 本文提出了一种可以应用于低频低幅值生物电信号采集的片上集成的全差分双斜坡积分ADC,使用两个反积分参考电压扩大测量范围.为了降低失调影响使用了输入失调存储的自动调零技术,从降低功耗角度,使用了动态比较器,并通过控制动态比较器的工作时钟,让其具有休眠模式和较短时间的工作模式,更大程度地降低功耗.本文的12 bit积分型ADC由0.35 μm工艺设计实现,在2 V供电、6 MHz时钟下,采样率为689.3 S/s,功耗为12 μW,使用Cadence Virtuoso仿真得到其有效位数为11.8 bit.

     

    Abstract: This paper presentsa fully on-chip fully-differential dual-slope ADC that can be used for low frequency bioelectrical signal processing, it uses two anti-integrating reference voltage for wide range input.The auto-zero technique is applied to reduce the offset of op-amp. Dynamic comparator and well-designed clock timing controller of the comparator are used to save more power. The timing controller is set to let the comparator have sleeping mode and working mode. The proposed 12 bit dual-slope ADC is implemented in 0.35 μm CMOS process, the ADC has sampling rate of 689 S/s under 6MHz clock, working at 2 V supply voltage, the ADC consumes 6 μA current. Simulation result shows that the effective number of bits (ENOB) for the ADC is 11.8 bit.

     

/

返回文章
返回