李亮, 陈珍海. 一种0.13μm-200MHz高速连续时间Sigma-Delta调制器设计[J]. 微电子学与计算机, 2013, 30(1): 126-130.
引用本文: 李亮, 陈珍海. 一种0.13μm-200MHz高速连续时间Sigma-Delta调制器设计[J]. 微电子学与计算机, 2013, 30(1): 126-130.
LI Liang, CHEN Zhen-hai. A 0.13 μm-200 MHz High-speed Continuous Time Sigma-Delta Modulator[J]. Microelectronics & Computer, 2013, 30(1): 126-130.
Citation: LI Liang, CHEN Zhen-hai. A 0.13 μm-200 MHz High-speed Continuous Time Sigma-Delta Modulator[J]. Microelectronics & Computer, 2013, 30(1): 126-130.

一种0.13μm-200MHz高速连续时间Sigma-Delta调制器设计

A 0.13 μm-200 MHz High-speed Continuous Time Sigma-Delta Modulator

  • 摘要: 本文在SMIC 130nm CMOS工艺条件下设计一种高速连续时间Sigma-Delta调制器.该调制器采用了单环3阶一位量化正反馈结构,在采样时钟为128 MHz和过采样率为32的条件下,通过spectre和Matlab仿真验证.该调制器达到了2MHz的信号带宽和75dB的动态范围,在1.2V电源电压下其总功耗为20mW.

     

    Abstract: A high-speed continuous-time Sigma-Delta modulator is designed with SMIC 130 nm CMOS process in this paper.The modulator adopts a single loop three-order positive feedback structure with a quantitative.The modulator reached a 2 MHz bandwidth and 75 dB dynamic range in 128 MSPS and over-sampling rate of 32,by tools of spectre and matlab.The total power dissipation is 20mW at 1.2V power supply.

     

/

返回文章
返回