Abstract: Based on Kogge-Stone architecture of parallel prefix algorithm, an advanced parallel prefix adder by improving the logic circuit of its architecture levels is proposed. Compared with the traditional one, this adder not only can save the area, power dissipation and delay, but also have more preponderant with the operand bits increase, is suitable for parallel prefix adder of multi-bit operands.