王震, 张延军. 基于FPGA的CABAC算术编码器设计[J]. 微电子学与计算机, 2015, 32(6): 167-170. DOI: 10.19304/j.cnki.issn1000-7180.2015.06.038
引用本文: 王震, 张延军. 基于FPGA的CABAC算术编码器设计[J]. 微电子学与计算机, 2015, 32(6): 167-170. DOI: 10.19304/j.cnki.issn1000-7180.2015.06.038
WANG Zhen, ZHANG Yan-jun. The Design of CABAC Arithmetic Encoder Based on FPGA[J]. Microelectronics & Computer, 2015, 32(6): 167-170. DOI: 10.19304/j.cnki.issn1000-7180.2015.06.038
Citation: WANG Zhen, ZHANG Yan-jun. The Design of CABAC Arithmetic Encoder Based on FPGA[J]. Microelectronics & Computer, 2015, 32(6): 167-170. DOI: 10.19304/j.cnki.issn1000-7180.2015.06.038

基于FPGA的CABAC算术编码器设计

The Design of CABAC Arithmetic Encoder Based on FPGA

  • 摘要: 提出一种高效率的基于上下文的自适应二进制算术熵编码(CABAC)的算术编码架构.CABAC是新型H.264/AVC视频压缩标准采用的熵编码机制.当代超高清视频技术的发展,对算术编码的压缩效率提出了越来越苛刻的要求.但CABAC算法复杂度高,硬件实现难度大.为了满足CABAC的性能要求,提出一种快速高效的算术编码硬件加速器,通过采用双路径存储上下文和多级流水线设计,消除了数据依赖,用很小的代价获得了较高的吞吐率.

     

    Abstract: A highly active arithmetic coder of the adaptive binary arithmetic entropy coding algorithm(CABCA) is given out, which is based on context. CABAC is the entropy coding method adopted in the new H.264/AVC. As the development of ultra high definition video, a more harsher requiment of arithmetic encoder is proposed in compression. However, the CABAC is very complex so that it is very hard to be implemented by hardware. To meet the requiment, a high-speed arithmetic encoder structure is proposed according to double-path context storage and pipeline design,which can eliminate the data dependence and get high throughput with very little cost.

     

/

返回文章
返回