一种需求驱动的功能验证方法

李晨阳

doi:10.19304/J.ISSN1000-7180.2021.1150

一种需求驱动的功能验证方法

doi: 10.19304/J.ISSN1000-7180.2021.1150

李晨阳

详细信息

作者简介:
李晨阳男，(1974-)，硕士，高级工程师.研究方向为软件验证、软件自动化测试、软件质量度量

中图分类号: TP311.5
计量
- 文章访问数: 22
- HTML全文浏览量: 19
- PDF下载量: 0
- 被引次数: 0
出版历程
- 收稿日期: 2021-10-09
- 修回日期: 2021-11-07
- 网络出版日期: 2022-05-12

A demand driven function verification method

LI Chenyang

摘要

摘要:
随着电子设计复杂度的持续增长，芯片的软件功能验证受到行业内越来越多的重视，业内采用传统测试方法和主流通用验证方法学(UVM)时，都是基于测试驱动的软件功能验证，导致验证环境内的组件具有较强的耦合性，在开展多重环境的软件功能验证时，需要花费大量的时间设计不同测试组件，不利于可重用性实现.本文提出了一种基于需求驱动的功能验证方法，利用需求之间存在的很多共性特点，提取了多重验证环境下的验证基础设施组件，创建出一种可集成化验证基础组件的参考库模型，利用需求驱动所有测试组件，做到了需求、激励、驱动、检测、被测件之间的100%隔离，创建出具有广泛使用的验证模式.新方法与UVM验证方法学相比，可重用性提升效果显著，具有组件独立、层次关系少、使用方便等特点，可满足不同需求和验证环境需要.举例对参考库的可重用性进行了有效性证明，最后对测试结果分析比较，表明新方法可以快速应用于多重环境的软件功能验证，提升工作效率.
- 需求驱动 /
- 功能验证 /
- 参考库 /
- UVM /
- 可重用性
Abstract:
With the continuous growth of electronic design complexity, more and more attention has been paid to the software function verification of chips in the industry. When the traditional test methods and mainstream universal verification methodology (UVM) are adopted in the industry, they are based on test driven software function verification, resulting in strong coupling of components in the verification environment. When carrying out software function verification in multiple environments, It takes a lot of time to design different test components, which is not conducive to the realization of reusability. In this paper, a demand driven functional verification method is proposed. Using many common characteristics between requirements, the verification infrastructure components in multiple verification environments are extracted, and a reference library model of integrated verification infrastructure components is created. All test components are driven by requirements, so as to achieve 100% isolation among requirements, incentives, drivers, tests and tested parts, Create a widely used authentication pattern. Compared with UVM verification methodology, the new method has significant reusability improvement effect. It has the characteristics of independent components, few hierarchical relationships and convenient use, and can meet different needs and verification environment needs. Finally, the test results are analyzed and compared, which shows that the new method can be quickly applied to software function verification in multiple environments and improve work efficiency.
- demand driven /
- functional verification /
- reference library /
- UVM /
- reusability

HTML全文

图 1 基于UVM的验证平台

Figure 1. Verification platform based on UVM

下载: 全尺寸图片幻灯片

图 2 基于需求驱动的验证平台

Figure 2. Demand driven verification platform

下载: 全尺寸图片幻灯片

图 3 命令层相关性映射例化

Figure 3. Instantiation of command layer dependency mapping

下载: 全尺寸图片幻灯片

图 4 测试执行流程示意图

Figure 4. Schematic diagram of test execution process

下载: 全尺寸图片幻灯片

图 5 功能层组件架构

Figure 5. Functional layer component architecture

下载: 全尺寸图片幻灯片

图 6 sequence中的bug路径

Figure 6. Bug path in sequence

下载: 全尺寸图片幻灯片

图 7 sequence的映射

Figure 7. Sequence mapping

下载: 全尺寸图片幻灯片

图 8 sequence的可重用性

Figure 8. Reusability of sequence

下载: 全尺寸图片幻灯片

图 9 sequence可重用测试结果

Figure 9. Sequence reusable test results

下载: 全尺寸图片幻灯片

图 10 seq_base组件处理方式

Figure 10. Seq_base component processing

下载: 全尺寸图片幻灯片

图 11 driv_lib处理架构

Figure 11. Driv_lib processing architecture

下载: 全尺寸图片幻灯片

图 12 drive可重用应用测试结果

Figure 12. Drive reusable application test results

下载: 全尺寸图片幻灯片

图 13 resu_lib处理架构

Figure 13. Resu_lib processing architecture

下载: 全尺寸图片幻灯片

图 14 seq_lib数据提取

Figure 14. Seq_lib data extraction

下载: 全尺寸图片幻灯片

图 15 DUT数据提取

Figure 15. DUT data extraction

下载: 全尺寸图片幻灯片

图 16 result可重用应用测试结果

Figure 16. Result reusable application test results

下载: 全尺寸图片幻灯片

图 17 需求驱动组件间的消息传递示意图

Figure 17. Schematic diagram of message passing between demand driven components

下载: 全尺寸图片幻灯片

表 1 测试性能参数比较

Table 1. Comparison of test performance parameters

性能参数	UVM	新方法	提升效率
测试代码量	3 000~4 000行	400~500行	1 000%
文件数量	13个	5个	61.5%
测试层数	5层	3层	40.0%
单点测试时间	90秒	30秒	66.7%
总的测试时间	120小时	72小时	40.0%

下载: 导出CSV

参考文献(15)

[1]	EI-ASHRY S, KHAMIS M, IBRAHIM H, et al. On error Injection for NoC platforms: A UVM-based generic verification environment[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39(5): 1137-1150. DOI: 10.1109/TCAD.2019.2908921.
[2]	WANG J Y, TAN N X, ZHOU Y F, et al. A UVM verification platform for RISC-V SoC from module to system level[C]//2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM). Nanjing, China: IEEE, 2020: 242-246. DOI: 10.1109/ICICM50929.2020.9292250.
[3]	SALAH K, MOSTAFA H. Constructing effective UVM testbench for DRAM memory controllers[C]//2018 New Generation of CAS (NGCAS). Valletta: IEEE, 2018: 178-181. DOI: 10.1109/NGCAS.2018.8572135.
[4]	WANG J, LI H W, WANG T C, et al. Abstraction-guided simulation using markov analysis for functional verification[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(2): 285-297. DOI: 10.1109/TCAD.2015.2419622.
[5]	FOSTER H D. Trends in functional verification: a 2014 industry study[C]//201552nd ACM/EDAC/IEEE Design Automation Conference (DAC). San Francisco, CA, USA: IEEE, 2015. DOI: 10.1145/2744769.2744921.
[6]	EISSA A S, IBRAHEM M A, ELMOHR M A, et al. A reusable verification environment for NoC platforms using UVM[C]//IEEE EUROCON 2017-17th International Conference on Smart Technologies. Ohrid, Macedonia: IEEE, 2017: 239-242. DOI: 10.1109/EUROCON.2017.8011112.
[7]	BISWAL B P, SINGH A, SINGH B. Cache coherency controller verification IP using SystemVerilog assertions (SVA) and universal verification methodologies (UVM)[C]//201711th International Conference on Intelligent Systems and Control (ISCO). Coimbatore, India: IEEE, 2017: 21-24. DOI: 10.1109/ISCO.2017.7855984.
[8]	陈琳娜, 孟建熠, 林志涛. 面向串行总线的层次化UVM验证平台设计[J]. 传感器与微系统, 2018, 37(9): 84-86. DOI: 10.13873/J.1000-9787(2018)09-0084-03. CHEN L N, MENG J Y, LIN Z T. Design of hierarchical UVM verification platform for serial bus[J]. Transducer and Microsystem Technologies, 2018, 37(9): 84-86. DOI: 10.13873/J.1000-9787(2018)09-0084-03.
[9]	谢峥, 王腾, 雍珊珊, 等. 一种基于UVM面向RISC CPU的可重用功能验证平台[J]. 北京大学学报(自然科学版), 2014, 50(2): 221-227. DOI: 10.13209/j.0479-8023.2014.031. XIE Z, WANG T, YONG S S, et al. A RISC CPU oriented reusable functional verification platform based on UVM[J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(2): 221-227. DOI: 10.13209/j.0479-8023.2014.031.
[10]	MOHAMAD N, OOI C Y, ISMAIL N, et al. SVA checker generator for FPGA-based verification platform[C]//2016 IEEE International Symposium on Circuits and Systems (ISCAS). Montreal, QC, Canada: IEEE, 2016: 1750-1753. DOI: 10.1109/ISCAS.2016.7538906.
[11]	SHERA E, WEGENER C. Buck converter modeling in SystemVerilog for verification and virtual test applications[C]//2015 IEEE 20th International Mixed-Signals Testing Workshop (IMSTW). Paris, France: IEEE, 2015: 1750-1753. DOI: 10.1109/IMS3TW.2015.7177865.
[12]	克里斯-斯皮尔. SystemVerilog验证(测试平台编写指南)[M]. 张春, 麦宋平, 赵益新, 译. 北京: 科学出版社, 2015. SPEAR C. SystemVerilog for verification[M]. ZHANG C, MAI S P, ZHAO Y X, trans. Beijing: Science Press, 2015.
[13]	欧树云. 数字IC功能验证: 模型语言、激励生成及例证研究[D]. 长沙: 国防科学技术大学, 2017. OU S Y. The functional verification of digital IC: research of modeling language, stimulus-generation and instances[D]. Changsha: National University of Defense Technology, 2017.
[14]	NI W, ZHANG J C. Research of reusability based on UVM verification[C]//2015 IEEE 11th International Conference on ASIC (ASICON). Chengdu, China: IEEE. 2015. DOI: 10.1109/ASICON.2015.7517189.
[15]	李晨阳, 宋澎申, 王涛, 等. 一种基于UVM的高层次化验证平台设计[J]. 微电子学与计算机, 2019, 36(6): 79-83. DOI: 10.19304/j.cnki.issn1000-7180.2019.06.017. LI C Y, SONG S S, WANG T, et al. An high hierarchical verification platform based on UVM[J]. Microelectronics & Computer, 2019, 36(6): 79-83. DOI: 10.19304/j.cnki.issn1000-7180.2019.06.017.